

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/668,247	10/668,247 09/24/2003		Mitsuaki Osame	0756-7202	2065
31780	7590	03/28/2006		EXAMINER	
ERIC ROB	INSON		TAN, VIBOL		
PMB 955 21010 SOUTHBANK ST.				ART UNIT	PAPER NUMBER
POTOMAC	POTOMAC FALLS, VA 20165			2819	
				DATE MAILED: 03/28/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)
		10/668,247	OSAME ET AL.
	Office Action Summary	Examiner	Art Unit
		Vibol Tan	2819
Period fe	The MAILING DATE of this communication apports or Reply	<u> 1 </u>	
WHIC - Exte after - If NO - Fails Any	CHEVER IS LONGER, FROM THE MAILING DATE of time may be available under the provisions of 37 CFR 1.11 of SIX (6) MONTHS from the mailing date of this communication. O period for reply is specified above, the maximum statutory period varie to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION AT THE OF THE OF THIS COMMUNICATION AT THE OF THE	TION. be timely filed from the mailing date of this communication. DONED (35 U.S.C. § 133).
Status			
<u> </u>	. ,	action is non-final. nce except for formal matters	•
Disposit	ion of Claims		
5)⊠ 6)⊠ 7)□	Claim(s) <u>1-25</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) <u>5-25</u> is/are allowed. Claim(s) <u>1-4</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	wn from consideration.	
Applicat	ion Papers		
10)	The specification is objected to by the Examine The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine	epted or b) objected to by drawing(s) be held in abeyance. tion is required if the drawing(s) is	See 37 CFR 1.85(a). is objected to. See 37 CFR 1.121(d).
Priority (under 35 U.S.C. § 119		
12) <u> </u>	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureausee the attached detailed Office action for a list	s have been received. s have been received in Appl rity documents have been rec u (PCT Rule 17.2(a)).	ication No ceived in this National Stage
Attachmen	et(s) ce of References Cited (PTO-892)	4) Theories Sum	mary (PTO-413)
2) D Notic 3) Inform	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) or No(s)/Mail Date 8/12/05;11/3/05.	Paper No(s)/M	ail Date mal Patent Application (PTO-152)

Art Unit: 2819

DETAILED ACTION

Double Patenting

1. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

2. Claims 1-5 are provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1-5 of copending Application No. 10/386,229 (US 2003/0210219). Although the conflicting claims are not identical, they are not patentably distinct from each other because they essentially comprise the same claimed recitations.

This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

Claim Rejections - 35 USC § 102

Application/Control Number: 10/668,247

Art Unit: 2819

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-4 are rejected under 35 U.S.C. 102(e) as being anticipated by Osame 4. (US 2003/0210219 A1).

The applied reference has a common assignee or inventor with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

In claim 1, a clocked inverter comprising: a first transistor (101) and a second transistor (102) connected in series, and a compensation circuit comprising a third transistor (105) and a fourth transistor (103) connected in series, wherein: gates of the third transistor and the fourth transistor are connected to each other (at LAT), drains of the third transistor and the fourth transistor are each connected to a gate of the first transistor (as seen coupling to gate of 101), sources of the first transistor (101) and the fourth transistor (103) are each electrically the connected to a first power source (VDD), Application/Control Number: 10/668,247

Art Unit: 2819

a source of the second transistor (102) is electrically connected to a second power source (VSS), and an amplitude of a signal (DATA) inputted to a source of the third transistor (105) is smaller (claim 3 of '219 A1) than a potential difference between the first power source and the second power source.

In claim 1, a clocked inverter comprising: a first transistor (102) and a second transistor (101) connected in series, and a compensation circuit comprising a third transistor (106) and a fourth transistor (104) connected in series, wherein: gates of the third transistor and the fourth transistor are connected to each other (at LATB), drains of the third transistor and the fourth transistor are each connected to a gate of the first transistor (as seen coupling to gate of 102), sources of the first transistor (102) and the fourth transistor (104) are each electrically the connected to a first power source (VSS), a source of the second transistor (101) is electrically connected to a second power source (VDD), and an amplitude of a signal (DATA) inputted to a source of the third transistor (106) is smaller (claim 3 of '219 A1) than a potential difference between the first power source and the second power source.

In claim 2, Osame further teaches the clocked inverter according to claim 1, wherein: the first power source is a high potential power source (VDD); the second power source is a low potential power source (VSS); the first transistor (101) and the fourth transistor (103) are each a P-type transistor (as seen); and the second transistor (102) and the third transistor (105) are each an N-type transistor (as seen).

In claim 3, Osame further teaches the clocked inverter according to claim 1, wherein: the first power source is a low potential power source (VSS); the second power Application/Control Number: 10/668,247 Page 5

Art Unit: 2819

source is a high potential power source (VDD); the first transistor (102) and the fourth transistor (104) are each an N-type transistor (as seen); and the second transistor (101) and the third transistor (106) are each a P-type transistor (as seen).

In claim 4, Osame further teaches the clocked inverter according to claim 1, wherein the third transistor is replace with an analog switch [paragraphs 0029 and 0031].

5. Claims 5-25 appear to comprise allowable subject matter(s).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vibol Tan whose telephone number is (571) 272-1811. The examiner can normally be reached on Monday-Friday (7:00 AM-4:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rexford Barnie can be reached on (571) 272-7492. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

VIBOLTAN
PRIMARY EXAMINER